Espressif Systems /ESP32-S2 /PMS /PRO_DRAM0_2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRO_DRAM0_2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PRO_DRAM0_RTCFAST_SPLTADDR 0 (PRO_DRAM0_RTCFAST_L_R)PRO_DRAM0_RTCFAST_L_R 0 (PRO_DRAM0_RTCFAST_L_W)PRO_DRAM0_RTCFAST_L_W 0 (PRO_DRAM0_RTCFAST_H_R)PRO_DRAM0_RTCFAST_H_R 0 (PRO_DRAM0_RTCFAST_H_W)PRO_DRAM0_RTCFAST_H_W

Description

DBUS permission control register 2.

Fields

PRO_DRAM0_RTCFAST_SPLTADDR

Configure the split address of RTC FAST for DBUS0 access.

PRO_DRAM0_RTCFAST_L_R

Setting to 1 grants DBUS0 permission to read RTC FAST low address region.

PRO_DRAM0_RTCFAST_L_W

Setting to 1 grants DBUS0 permission to write RTC FAST low address region.

PRO_DRAM0_RTCFAST_H_R

Setting to 1 grants DBUS0 permission to read RTC FAST high address region.

PRO_DRAM0_RTCFAST_H_W

Setting to 1 grants DBUS0 permission to write RTC FAST high address region.

Links

() ()